

Filing Date: August 22, 2003  
Assignee: Intel Corporation

P16368

**APPLICATION FOR UNITED STATES LETTERS PATENT**

**INVENTORS:** Eyal FAYNEH and Ernest KNOLL

**TITLE:** HIGH ACCURACY CONTINUOUS DUTY CYCLE CORRECTION  
CIRCUIT

**ATTORNEYS:** FLESHNER & KIM, LLP  
&  
**ADDRESS:** P. O. Box 221200  
Chantilly, VA 20153-1200

**DOCKET NO.:** INTEL-031

# HIGH-ACCURACY CONTINUOUS DUTY-CYCLE CORRECTION CIRCUIT

## BACKGROUND OF THE INVENTION

### 1. Field of the Invention

The present invention relates to processing signals, and more particularly to a system and method for performing duty-cycle correction of clock and other frequency signals.

### 2. Background of the Related Art

Synchronous chips often use a latch design in which a logic path propagates in one phase (high or low) of a clock signal. In chips of this type, phase paths are influenced by duty-cycle distortion of the clock signal. This mainly occurs because of process variations and/or changes in the level of the voltage supply (e.g., changes in transistor characteristics with voltage supply level). As a result, if one of the clock phases in a synchronous chip is reduced, data may be sampled earlier than expected and this may lead to phase-path failure.

To overcome this problem, the frequency of the clock signal can be reduced to a value that compensates for and thus restores the original phase duration. For example, a 2% duty-cycle distortion in a 2 GHz clock frequency results in a 10 ps reduction of the clock phase. Thus, to restore the original clock phase period of 250 ps, the clock frequency may be reduced to 1920 MHz.

In higher frequency CPUs, phase-path designs have increasingly been used. As presently implemented, this design has a number of drawbacks, not the least of which include increasing the sensitivity of the maximum operating frequency of the CPU relative to duty-cycle distortion of a core clock signal. In fact, core clock duty-cycle distortion is one of the main factors that limits the maximum frequency of the CPU.

Conventional high-performance CPUs use static duty-cycle correction circuits. These circuits are based on a digitally controlled phase shifter that varies the clock phase duration with a predetermined resolution. The clock phase is shifted in automatic test equipment based on test programs to optimize the maximum frequency of the CPU. This approach is undesirable for at least two reasons. First, valuable tester time is wasted which makes the procedure inefficient. Second, testing is performed at only one voltage point, which tends to diminish the effectiveness of the overall process.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

Figure 1 is a diagram of a duty-cycle correction loop in accordance with one embodiment of the present invention.

Figure 2 is an equivalent block diagram of one possible implementation of a single-input charge pump which may be included in the duty-cycle correction loop.

Figures 3(a)-(c) are graphs showing waveforms produced by the duty-cycle correction loop at respective ranges of duty-cycle values.

Figure 4 is a functional block diagram of one possible implementation of a single-input charge pump which may be included in the duty-cycle correction loop.

Figure 5 is a diagram showing one possible implementation of a voltage-controlled buffer which may be included in the duty-cycle correction loop.

Figure 6 is a graph showing an exemplary level of performance that may be attained by at least one embodiment of a duty-cycle correction loop of the present invention.

Figure 7 is a graph showing loop convergence that may be obtained by the duty-cycle correction loop for the illustrative case of a  $\pm 30$  ps duty-cycle increment.

Figure 8 is a diagram showing a processing system which may include one or more embodiments of the duty-cycle correction loop of the present invention.

## **DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS**

Figure 1 shows a duty-cycle correction loop according to one embodiment of the present invention. The loop includes a duty-cycle correction circuit 100 and a global clock network 110. The duty-cycle correction circuit includes a voltage-controlled buffer (VCB) 120, a startup circuit 121, and a bias generator 122 as well as a loop filter 123 and a single-input charge pump (CP) 124. Using these elements, the duty-cycle correction circuit generates a corrected output clock signal from an input clock signal.

The global clock network distributes the signal output from the correction circuit to other circuits. This may be accomplished using one or more buffers which control the

timing and distribution of the correction circuit signal. The global clock network may therefore be considered a distribution network (i.e., one that takes the clock signal output from the correction circuit and merely distributes where needed), as opposed to one which changes the frequency of the clock signal. The signal output from the global clock network may be referred to as a core clock signal because, for example, it may be supplied to one or more logic blocks of a host circuit (e.g., chip, microprocessor, or system) as well as other areas.

The global clock network is usually a main source of duty-cycle distortion. The output of the global clock network (core clock) may therefore be used as a basis for measuring duty cycle distortion. The correction circuit ensures that the duty cycle of the core clock signal is maintained at a predetermined value (e.g., as close to 50% as possible) by continuously monitoring the core clock signal to detect duty cycle distortion and then correcting that distortion. Monitoring is performed by feeding the core clock signal back to the single-input CP 124 in a manner that will be described in greater detail below.

In addition to the core clock signal, the CP may optionally receive a bias voltage from bias generator 122. Using the feedback clock signal (or a combination of the feedback signal and bias voltage), the CP generates a current that is injected into loop filter 123 and the loop filter converts the charge pump current into a correction voltage  $V_1$  for input into the bias generator. The bias generator then generates an analog control voltage  $V_{\text{cntl}}$  for input into the voltage-controlled buffer based on a predetermined bias.

The voltage-controlled buffer then processes the input clock signal based on the analog control voltage to produce a output clock signal with a corrected duty cycle.

The duty cycle of the output clock signal depends on the control voltage provided by the bias generator, which control voltage is preferably applied to correct the duty cycle of the VCB output clock. on a continuous basis, not only during testing procedures but also during active operation of the global network clock. The output clock signal is then used as a basis for generating the core clock signal. As shown, the control voltage and bias voltage fed back to the charge pump may be the same signal.

In the foregoing embodiment, the voltage-controlled buffer is shown as being included in an input stage of the global clock network, that generates the core clock signal for driving the entire chip. To ensure stable performance, the core clock signal is fed back to the correction circuit for detecting duty-cycle distortion. This distortion is measured as a function of the output of the charge pump. More specifically, the average output current of the charge pump taken over a predetermined time (e.g., one core clock cycle) is proportional to and thus may be used as a basis for determining the duty-cycle distortion of the core clock signal.

Once the average output current of the charge pump has been determined, it is converted into a correction voltage (V1) by the loop filter 123. The bias generator 122 converts correction voltage V1 to a proportional change in the control voltage of the voltage-controlled buffer. This correction process is continued until the average output current of the charge pump is zeroed, which occurs, for example, when the duty cycle of

the core clock signal is at a predetermined value, e.g., 50%. Bias generator 122 generates the self-bias voltage of the CP circuit 124 and a startup circuit 121 is used to generate an initial DC bias voltage to the CP.

Figure 2 shows an equivalent block diagram of one possible implementation of the single-input charge pump. The charge pump includes a control signal generator 200, a positive current source 210, a negative current source 220, and two switches 230 and 240 which selectively connect the current sources to a node 250. This node outputs the aforementioned correction voltage  $V_1$  to loop filter 123 (shown here as including  $V_{cc}$  and capacitor  $C$ ) and then to the bias generator. Generation of correction voltage  $V_1$  will now be explained in greater detail.

The core clock signal (shown as  $gclk$  in Figure 2) drives the charge pump by initially being input into control signal generator 200. The control signal generator then generates two signal pulses ( $gclkpl$  and  $gclkph$ ) to control the charge pump switches, which in turn respectively connect the positive and negative current sources  $I_{cp}(+)$  and  $I_{cp}(-)$  to node 250. The  $gclkpl$  signal has a duration equal the low phase of the  $gclk$  signal, while  $gclkph$  has a duration equal to the high phase of  $gclk$ . Whether or not duty-cycle distortion exists in the  $gclk$  signal may therefore be determined based on a comparison of the durations of the  $gclkpl$  and  $gclkph$  pulses.

When the  $gclk$  signal has a 50% duty cycle and thus no distortion exists, the two pulses,  $gclkph$  and  $gclkpl$ , have the same duration. Thus, the total charge injected into the loop filter capacitor is zero:  $I_{cp}(+)=I_{cp}(-)$ . Put differently,  $I_{cp}(+)$  and  $I_{cp}(-)$  have equal

absolute values but are opposite in sign, so that the average output current from node 250 is zero. Moreover, if gclk has a 50% duty cycle, then  $\text{THIGH}(\text{gclkph}) = \text{THIGH}(\text{gclkpl})$ . So,  $I_{cp}(+) * \text{THIGH}(\text{gclkpl}) = I_{cp}(-) * \text{THIGH}(\text{gclkph})$ . A distortion exists when the gclk signal does not have a 50% duty cycle.

When the duty cycle distortion of the core clock signal is below 50%, gclk may be considered to have a low value. The control signal generator then generates gclkpl to have a longer duration than gclkph. When the duty cycle distortion of the core clock signal is above 50%, gclk may be considered to have a high value. The control signal generator then generates gclkph to have a longer duration than gclkpl.

Figures 3(a)-(c) are graphs showing waveforms obtained for each of three duty-cycle ranges and how correction is or is not performed during each case. In each of these figures, the gclkph pulse used to control connection of the  $I_{cp}(-)$  source to node 250 may correspond to a copy of the gclk signal and the gclkpl used to control connection of the  $I_{cp}(+)$  source to node 250 may be an inverted copy of the gclk signal. The duration each current source is connected is reflected in the graph corresponding to the  $I_{cp}$  output current.

In Figure 3(a), the duty cycle of the core clock signal gclk is at a desired value, e.g., 50% corresponding to the case where half of the core clock signal has a high-level voltage and half is at a low-level voltage. The high-level voltage may be a value close to a power supply voltage and the low-level voltage a value close to ground. In this case, the time positive current source  $I_{cp}(+)$  230 is connected to node 250 equals the time



negative current source  $I_{cp(-)} 240$  is connected. As a result, the average output current of the charge pump  $I_{cpavg}$  is zero. Consequently, the average voltage  $V1$  does not change ( $\Delta V1=0$ ). Since the control voltage into VCB is proportional to  $V1$ , no duty cycle correction is required or performed under these circumstances.

In Figure 3(b), the duty cycle of the core clock signal  $gclk$  is measured to be less than 50%, corresponding to a case where less than half of the core clock signal has a high-level voltage and more than half has a low-level voltage. In this case, the time positive current source  $I_{cp (+)} 230$  is connected is greater than the time negative current source  $I_{cp(-)} 240$  is connected. As a result, the average output current of the charge pump  $I_{cpavg}$  is greater than zero. Consequently, the average voltage  $V1$  changes to a value greater than zero ( $\Delta V1 > 0$ ). This value drives the bias generator to generate a control voltage for the VCB to be greater than zero by a proportional amount, thereby correcting the duty cycle of the input clock signal. The corrected duty cycle is reflected in the output clock signal, which is used by the global clock network as a basis for generating the core clock signal.

In Figure 3(c), the duty cycle of the core clock signal  $gclk$  is measured to be greater than 50%, corresponding to a case where less than half of the core clock signal has a low-level voltage and more than half a high-level voltage. In this case, the time positive current source  $I_{cp (+)} 230$  is connected is less than the time negative current source  $I_{cp(-)} 240$  is connected. As a result, the average output current of the charge pump  $I_{cpavg}$  is less than zero. Consequently, the average voltage  $V1$  changes to a value less

than zero ( $\Delta V < 0$ ). This value drives the bias generator to generate a control voltage for the VCB to be less than zero by a proportional amount, thereby correcting the duty cycle of the input clock signal. The corrected duty cycle is reflected in the output clock signal, which is used by the global clock network as a basis for generating the core clock signal.

In each of the cases discussed above, the gclkph pulse has a duration equal to the time the gclk signal has a high-level value. This is reflected in the duration of  $I_{cp}(-)$  in the graphs. Thus, in this sense gclkph may be said to correspond to a copy of the gclk signal. The gclkpl pulse has a duration equal to the time the gclk signal has a low-level value. This is reflected in the duration of  $I_{cp}(+)$  in the graphs. Thus, in this sense gclkpl may be said to correspond to an inverted copy of the gclk signal.

The average change in voltage  $\Delta V_1$  is proportional to the average current at the charge pump output and therefore is proportional to the duty cycle distortion of the core clock signal. The control voltage of the voltage-controlled buffer VCB 120 is, in turn, inversely proportional to  $V_1$ , e.g.,  $V_{ctrl}$  decreases when  $V_1$  increases. The voltage-controlled buffer functions to correct the duty cycle of the input clock signal to thereby correct the duty cycle in the core clock signal. This may be accomplished in the following exemplary manner.

The VCB may have a fixed delay for the rising edge of the input clock signal (rise-rise delay) and a voltage-controlled delay for the falling edge of the input clock signal (fall-fall delay). The fall-fall delay is directly proportional to the control voltage input into the VCB. Thus, if the control voltage increases (e.g., to a value greater than zero as

shown in Figure 3(b)), the fall-fall delay will increase. This will cause the duty cycle of the clock signal to increase, which is desirable in the case of Figure 3(b) where the duty cycle was measured to be less than 50%. If the control voltage decreases (e.g., to a value less than zero as shown in Figure 3(c)), the fall-fall delay will decrease. This will cause the duty cycle of the clock signal to decrease, which is desirable in the case of Figure 3(c) where the duty cycle was measured to be greater than 50%.

Figure 4 is a functional block diagram of one possible implementation of the single-input charge pump. The charge pump preferably includes a CP buffer 410 and a high-performance charge pump 420. The buffer receives the core clock signal gclk and selectively generates one of two complementary control signals gclkb and gclkb# to operate the high-performance CP. The first signal (gclkb) is high when gclk has a high-level voltage, while gclkb# is high when gclk has a low-level voltage. Operation of the single-input charge of Figure 4 is equivalent to the operation of the control signal generator explained with reference to Figures 2 and 3(a)-(c), where gclkb and gclkb# operate in a manner similar to gclkph and gclkpl. The single-input CP preferably has the same steady-state input phase offset as the high-performance CP (<2 pS). Accordingly, the single-input CP is a high accuracy duty-cycle distortion measurement circuit.

Figure 5 shows one possible implementation of voltage-controlled buffer 120. The buffer includes a cascode amplifier 510 which generates a bias voltage for two serial bias-controlled buffers 520 and 521. The cascode amplifier includes a diode-connected transistor 522 serving as an active load, two (always-on) transistors 523 and 524

connected in series, and an current-source transistor 525. Transistor 525 acts as a current source controlled by control voltage  $V_{\text{cntl}}$  output from bias generator 122, however those skilled in the art can appreciate that this control voltage may be connected to one of the other two transistors if desired. All transistors may be implemented in NMOS except transistor 522 where PMOS is preferable.

Both bias-controlled buffers are constructed from a bias-controlled inverter followed by a regular inverter. In the first bias-controlled buffer, the bias-controlled inverter is formed from two complementary transistors, PMOS transistor 527 and NMOS transistor 528. The PMOS transistor 526 and NMOS transistor 529 set the drive current ("strength") of the inverter. (PMOS 526 and NMOS 529 act as current sources controlled by bias voltage). In the second bias-controlled buffer, the bias-controlled inverter is formed from complementary transistors 533 and 534 and the bias control is performed by transistors 532 and 535.

In operation, the bias circuit affects the drive strength of the inverter, by controlling the amount of current the inverter can drive in the up or down transition. More specifically, the control voltage  $V_{\text{cntl}}$  from bias generator 122 determines up and down transition currents of the bias-controlled inverter in the first buffer stage and therefore affects the output slope of the bias-controlled buffers. When  $V_{\text{cntl}}$  decreases, the bias voltage increases, the up-transition slope at the bias-controlled inverter output is increased and the down-transition slope decreases. Thus, the high-phase width of the inverter output clock 530 is decreased and the low-phase width of the inverter output

clock 530 is increased. After a second inverter 531, the duty cycle of the VCB output clock increases. When  $V_{\text{cntl}}$  voltage increases, the low-phase width of the output clock is increased and the high-phase width is reduced. Accordingly, the duty cycle of the VCB output clock decreases.

To achieve this operation, NMOS transistor 525 acts as a current source and is never off. When  $V_{\text{cntl}}$  increases, the current of transistor 525 increases and bias (in Figure 5) decreases (transistor 522 acts as a diode, and as the current increases the voltage drop across it increases, as  $V_{\text{bias}}$  decreases).

Transistors 526 and 532 serve as current sources whose current is controlled by the bias signal, and transistors 529 and 535 also act as current sources controlled by the bias signal. When the bias signal decreases, the currents of current sources 526 and 532 increase, while the currents of current sources 529 and 535 decrease. The up transition in nodes 530 and 536 is faster, the down transistor is slower. Thus, the up transition slope of inverter 531 (537 respectively) is slower, and the down transition is faster. The high phase at the output is decreased, and the low phase is increased. The voltage-controlled buffer affects the delay of the rise transition and the fall transition by different amounts, compensating for the duty-cycle distortion. If the core clock signal has a short high phase (duty cycle  $< 50\%$ ), the voltage-controlled buffer acts to increase the high phase (faster slope up, slower slope down).

Performance-wise, the correction circuit dynamically adjusts the output clock signal (and thus the core clock signal) to reduce or eliminate duty-cycle distortion or

corrects duty cycle back to any value desired based on the intended application of the host circuit. This dynamic control is implemented through the generation of an analog control signal  $V_{\text{ctrl}}$ , which is unlike other proposed correction circuits which attempt to reduce duty-cycle distortion by making adjustments in predetermined discrete increments, e.g., in increments of 5 ps. This approach is undesirable because it limits accuracy and the extent to which correction can be made. For example, when duty-cycle distortion is only 2 ps, a digital system which makes adjustments in discrete 5 ps increments will at best leave a distortion of 3 ps for one phase that cannot be compensated for. At least one embodiment of the duty-cycle correction circuit of the present invention can, through its continuous (e.g., non-discrete) and dynamic approach, generate an analog correction value that can eliminate substantially all 5 ps of distortion.

Other proposed correction circuits are also dependent on process characteristics, voltage, and temperature. Because of this dependence, the accuracy of correction may be affected. One or more embodiments of the duty-cycle correction circuit of the present invention are independent of these influences and thus can achieve superior performance. Also, other proposed correction circuits have only been implemented during testing processes, not during operation of the host circuit or in otherwise real system applications. One or more embodiments of the correction circuit of the present invention corrects duty-cycle distortion continuously and automatically, irrespective of whether the host system is operating or under test.

Figure 6 is a graph showing a level of performance attainable by at least one embodiment of a duty-cycle correction circuit according to the present invention. The graph plots output clock signal duty cycle as a function of input clock signal duty cycle for a 2 GHz clock frequency measured over a wide range of duty-cycle distortion (40% - 60%) at the input loop. In this example, the output clock duty-cycle distortion is less than  $\pm 1\%$  for 40%-60% duty-cycle distortion in the input clock. Moreover, for a narrow interval, a 45%-55% (duty-cycle distortion due to process variability) output clock duty cycle distortion is less than  $\pm 0.1\%$ .

For example, a 40% input clock duty cycle (200 ps HIGH, 300 ps LOW) produces an output clock duty cycle of 49.2 % (246 ps HIGH, 254 ps LOW). These and other plot points on the curve show that the duty-cycle correction circuit (and more specifically the voltage-controlled buffer) achieves steady state performance, which is a level of performance which cannot be obtained with discrete solutions. The graph also shows that the same level of performance may be obtained for different supply voltages (and adjusts when the supply voltage varies). In contrast, other circuits perform correction at a single-voltage/single-frequency point.

Figure 7 is a graph showing an example of a loop convergence that may be obtained for a  $\pm 30$  ps duty-cycle increment at the input clock. More specifically, a  $\pm 30$  ps increment is corrected to a less than 2% duty cycle distortion in approximately 50 core clock cycles.

Figure 8 is a diagram of a processing system which includes a processor 810, a power supply 820, and a memory 830 which, for example, may be a random-access memory. The processor 810 may include an arithmetic logic unit 812 and an internal cache 814. In addition to these elements, the processing system may optionally include a graphical interface 840, a chipset 850, a cache 860, and a network interface 870.

The duty cycle correction circuit 100 may be used to generate timing and/or clock signals for controlling operations of the chipset or processor, or for controlling the transfer of data between either of these elements and the memory. Those skilled in the art can appreciate that these applications are only illustrative, as the duty-cycle correction circuit may be applied in such a processing system to generate or correct any type of timing or clock signals required. Also, in accordance with at least one embodiment, duty-cycle correction is performed continuously and dynamically, i.e., correction is not performed in discrete increments like many digital systems which have been proposed but rather involves performing analog control which preferably results in precisely matching and thus altogether eliminating duty-cycle distortion.

One or more embodiments of the present invention have been described in the exemplary case where duty cycle of a clock signal is corrected to 50%. Variations include correcting the duty cycle to values other than 50%, for example, when the intended application and/or host system incorporating the duty cycle correction circuit requires performance of this type.



The description is merely exemplary and not to be construed as limiting of any one or more of the embodiments of the present invention described herein. Rather, the description is merely intended to be illustrative and not to limit the scope of the claims in any way. Many alternatives, modifications, and variations will be apparent to those skilled in the art. In the claims, means-plus-function clauses are intended to cover the structures described herein as performing the recited function and not only structural equivalents but also equivalent structures.